adapted to receive a seed selectable from an immediately previous CRC circuit and the result outputs of all of said multi-byte CRC circuits, the output result of each CRC circuit of said subset of CRC circuits based on said selectable seed and a corresponding byte of data of said data or based on an internally generated seed and said corresponding byte of data of said data.

- 5
 - 28. The CRC generator/checker of claim 26, wherein W=32, L=10, N=5, X=3, Y=2 and Q=2.
- 10 29. The method of claim 26, wherein said CRC result is generated in one clock cycle.
 - 30. The method of claim 20, wherein the number of CRC circuits is scalable to a width of said data bus.

What is claimed is:

- 1 1. A CRC generator/checker for generating CRC results, comprising:
- a set of CRC circuits connected in series, each CRC circuit responsive to a
- 3 different control signal generated by a control logic, each CRC circuit having a seed input
- 4 adapted to receive a seed, a data input adapted to receive and process a different set of M-
- 5 bits of a data unit and a result output adapted to generate a result, the result output of a
- 6 previous CRC circuit connected to the seed input of an immediately subsequent CRC
- 7 circuit, the seed input of a first CRC circuit connected to an output of a remainder
- 8 register, an input of said remainder register connected to an output of a multiplexer, the
- 9 result outputs of said multiplicity of CRC circuits connected to different inputs of said
- multiplexer, said multiplexer responsive to a select signal generated by said control logic.
- 1 2. The CRC generator/checker of claim 1, wherein said control logic is adapted to
- 2 generate said select signal based on the bit width of said data unit, said control signals
- 3 causing a particular CRC circuit to generate a result based on a particular set of M-bits
- 4 and the result of a previous CRC circuit or the contents of said remainder register if the
- 5 particular CRC circuit is said first CRC circuit, or based on the particular set of M-bits or
- 6 the contents of said remainder register if the particular CRC circuit is said first CRC
- 7 circuit and an internally generated seed.

- 1 3. The CRC generator/checker of claim 1, wherein a number of said CRC circuits is equal
- 2 to the highest integer not exceeding the width in bits of a data bus supplying said data unit
- 3 divided by M.
- 4. The CRC generator/checker of claim 1, wherein M is 8.
- 1 5. The CRC generator/checker of claim 1, wherein M=8 and further including:
- a set of multi-byte CRC circuits, each multi-byte CRC circuit adapted to
- 3 simultaneously process a multiple number of bytes of said data unit;
- 4 each multi-byte CRC circuit responsive to a different additional control signal
- 5 generated by said control logic, each multi-byte CRC circuit having a seed input adapted
- 6 to receive a seed selectable from said remainder register, all result outputs of said CRC
- 7 circuits and the result outputs from all higher byte number multi-byte CRC circuits, a data
- 8 input adapted to receive said multiple number bytes of data and a result output adapted to
- 9 generate a result, the result output of each multi-byte CRC circuit connected to different
- 10 additional inputs of said multiplexer; and
- said additional control signals causing a particular multi-byte CRC circuit to
- 12 generate a result based on multiple byte data and said selectable seed or based on said
- 13 multiple-byte data and an internally generated seed.

- 1 6. The CRC generator/checker of claim 5, wherein:
- 2 each multi-byte CRC is adapted to process a different number of bytes of data
- 3 selected from the series of powers of two bytes in the range 2^(N-1) to 2^Y where 2^(N-
- 4 1) is equal to a number of said CRC circuits in said set of CRC circuits and Y is less than
- 5 (N-1); and
- 6 wherein Y is chosen such the number of concatenated multi-byte CRC
- 7 calculations performed plus {W-[2^(N-1)+2^(N=2)+...+2^Y]} concatenated 1-byte CRC
- 8 calculations can be performed in a single clock cycle and where W is the width in bytes of
- 9 a data bus supplying said data unit and the number of CRC circuits.
- 1 7. The CRC generator/checker of claim 6, further including a total of Q identical multi-
- 2 byte CRC circuits selected from said set of multi-byte circuits wherein the Q identical
- 3 multi-byte CRC circuits are adapted to process (2^X)-bytes of data where X is defined by
- 4 $(2^X) \le L$ and $2^X+1} L$ where L is a maximum number of 1-byte concatenated CRC
- 5 calculations that can be done by said CRC circuits in a single clock cycle, and O is
- 6 defined by the largest integer not exceeding |W/(L+1)| where and where W is the width in
- 7 bytes of a data bus supplying said data unit and the number of CRC circuits.
- 1 8. The CRC generator/checker of claim 7, wherein:
- a subset of CRC circuits comprising the last (W-L) CRC circuits of said
- 3 multiplicity of CRC circuits have seed inputs adapted to receive a seed selectable from an

- 4 immediately previous CRC circuit and the result outputs of all of said multi-byte CRC
- 5 circuits, the output result of each CRC circuit of said subset of CRC circuits based on said
- 6 selectable seed and a corresponding byte of data or based on an internally generated seed
- 7 and said corresponding byte of data.
- 9. The CRC generator/checker of claim 8, wherein W=32, L=10, N=5, X=3, Y=2 and
- 2 Q=2.
- 1 10. The CRC generator/checker of claim 8, wherein said CRC result is generated in one
- 2 clock cycle.
- 1 11. The CRC generator/checker of claim 1, wherein the number of CRC circuits is
- 2 scalable to a width of said data bus.

- 1 12. A CRC generator/checker, comprising:
- a multiplicity of CRC circuits adapted to process a single-byte of data from a data
- 3 bus, each CRC circuit having a seed input, a data input adapted to receive a different byte
- 4 of data from said bus, a control input and a result output;
- 5 an multiplexer having an output connected to an input of a remainder register, a
- 6 select input and a multiplicity of inputs, each result output of each said CRC circuit
- 7 connected to a different input of said multiplexer;
- 8 each CRC circuit connected in series, the result output of a previous CRC circuit
- 9 connected to the seed input of an immediately subsequent CRC circuit, the seed input of a
- 10 first CRC circuit connected to an output of said remainder register; and
- a control logic having a select output and a multiplicity of control outputs, said
- 12 select output connected to said select input of said multiplexer and said control outputs
- 13 connected to corresponding control inputs of said CRC circuits.
- 1 13. The CRC generator/checker of claim 12, further including:
- a set of multi-byte CRC circuits, each having a seed input, a control input and a
- 3 result output connected to different additional inputs of said multiplexer and each multi-
- 4 byte circuit adapted to simultaneously process a multiple number of bytes of data;
- 5 each multi-byte CRC circuit responsive to a different additional control signal
- 6 generated by said control logic, the seed input of each multi-byte CRC circuit adapted to
- 7 receive a selectable seed selectable from all result outputs of said CRC circuits and the

- 8 result outputs from any higher-byte number multi-byte CRC circuit, the data input of each
- 9 multi-byte CRC circuit adapted to receive a different set of multi-bytes of said, the result
- 10 output of each multi-byte CRC circuit; and
- said additional control signals causing a particular multi-byte CRC circuit to
- generate a result based on a corresponding multiple bytes of said data and said selectable
 - 13 seed or based on said corresponding multi-bytes of said data and an internally generated
 - 14 seed.
 - 1 14. CRC generator/checker of claim 13, wherein:
 - 2 each multi-byte CRC is adapted to process a different number of bytes of data
 - 3 selected from the series of powers of two bytes in the range 2^(N-1) to 2^Y where 2^(N-1)
 - 4 1) is equal to a number of said CRC circuits in said set of CRC circuits and Y is less than
 - 5 (N-1); and
 - 6 wherein Y is chosen such the number of concatenated multi-byte CRC
 - 7 calculations performed plus {W-{2^(N-1)+2(N-2)+...+2^Y]} concatenated 1-byte CRC
 - 8 calculations can be performed in a single clock cycle and where W is the width in bytes of
 - 9 said data bus and the number of CRC circuits.
 - 1 15. The CRC generator/checker of claim 14, further including a total of Q identical multi-
 - 2 byte CRC circuits selected from said set of multi-byte circuits wherein the Q identical
 - 3 multi-byte CRC circuits are adapted to process (2^X)-bytes of data where X is defined by

- 4 $(2^X) \le L$ and $2^X+1} L$ where L is a maximum number of 1-byte concatenated CRC
- 5 calculations that can be done by said CRC circuits in a single clock cycle, and Q is
- 6 defined by the largest integer not exceeding |W/(L+1)| and where W is the width in bytes
- 7 of said data bus and the number of CRC circuits.
- 1 16. The CRC generator/checker of claim 15, wherein:
- a subset of CRC circuits comprising the last (W-L) CRC circuits of said
- 3 multiplicity of CRC circuits have seed inputs adapted to receive a seed selectable from an
- 4 immediately previous CRC circuit and the result outputs of all of said multi-byte CRC
- 5 circuits, the output result of each CRC circuit of said subset of CRC circuits based on said
- 6 selectable seed and a corresponding byte of data or based on an internally generated seed
- 7 and said corresponding byte of data.
- 1 17. The CRC generator/checker of claim 16, wherein W=32, L=10, N=5, X=3, Y=2 and
- 2 Q=2.
- 1 18. The CRC generator/checker of claim 16, wherein said CRC result is generated in one
- 2 clock cycle.
- 1 19. The CRC generator/checker of claim 12, wherein the number of CRC circuits is
- 2 scalable to a byte width of said data bus.

- 1 20. A method of generating and checking a CRC result, comprising:
- 2 providing a control circuit for generating control signals and a select signal;
- 3 providing a multiplexer; and
- 4 providing a set of CRC circuits connected in series, each CRC circuit responsive
- 5 to a different control signal generated by a control logic, each CRC circuit having a seed
- 6 input adapted to receive a seed, a data input adapted to receive and process a different set
- 7 of M-bits of a data unit and a result output adapted to generate a result, the result output
- 8 of a previous CRC circuit connected to the seed input of an immediately subsequent CRC
- 9 circuit, the seed input of a first CRC circuit connected to an output of a remainder
- 10 register, an input of said remainder register connected to an output of said multiplexer,
- 11 the result outputs of said multiplicity of CRC circuits connected to different inputs of said
- multiplexer, said multiplexer responsive to a select signal generated by said control logic.
- 1 21. The method of claim 20, further including:
- 2 generating said select signal based on the bit width of said data;
- 3 said control signals causing a particular CRC circuit to generate a result based on
- 4 a particular set of M-bits and the result of a previous CRC circuit or the contents of said
- 5 remainder register if the particular CRC circuit is said first CRC circuit, or based on the
- 6 particular set of M-bits or the contents of said remainder register if the particular CRC
- 7 circuit is said first CRC circuit and an internally generated seed.

- 1 22. The method of claim 20, wherein a number of said CRC circuits is equal to the
- 2 highest integer not exceeding the width in bits of a data bus supplying said data unit
- 3 divided by M.
- 1 23. The method of claim 20, wherein M is 8.
- 1 24. The method of claim 20, wherein M=8 and further including:
- 2 providing a set of multi-byte CRC circuits, each multi-byte CRC circuit adapted to
- 3 simultaneously process a multiple number of bytes of said data unit;
- 4 each multi-byte CRC circuit responsive to a different additional control signal
- 5 generated by said control logic, each multi-byte CRC circuit having a seed input adapted
- 6 to receive a seed selectable from said remainder register, all result outputs of said CRC
- 7 circuits and the result outputs from all higher byte number multi-byte CRC circuits, a data
- 8 input adapted to receive said multiple number bytes of data and a result output adapted to
- 9 generate a result, the result output of each multi-byte CRC circuit connected to different
- 10 additional inputs of said multiplexer; and
- said additional control signals causing a particular multi-byte CRC circuit to
- 12 generate a result based on multiple byte and said selectable seed or based on said
- 13 multiple-byte data and an internally generated seed.

- 1 25. The method of claim 24, wherein:
- 2 each multi-byte CRC is adapted to process a different number of bytes of data
- 3 selected from the series of powers of two bytes in the range 2^(N-1) to 2^Y where 2^(N-
- 4 1) is equal to a number of said CRC circuits in said set of CRC circuits and Y is less than
- 5 (N-1); and
- further including choosing Y such the number of concatenated multi-byte CRC
- 7 calculations performed plus {W-[2^(N-1)+2^(N=2)+...+2^Y]} concatenated 1-byte CRC
- 8 calculations can be performed in a single clock cycle and where W is the width in bytes of
- 9 a data bus supplying said data unit and the number of CRC circuits.
- 1 26. The method of claim 25, further including providing a total of Q identical multi-byte
- 2 CRC circuits selected from said set of multi-byte circuits wherein the Q identical multi-
- 3 byte CRC circuits are adapted to process (2^X)-bytes of data where X is defined by (2^X)
- 4 \leq L and $2^{(X+1)}$ L where L is a maximum number of 1-byte concatenated CRC
- 5 calculations that can be done by said CRC circuits in a single clock cycle, and Q is
- defined by the largest integer not exceeding |W/(L+1)| and where W is the width in bytes
- 7 of a data bus supplying said data unit and the number of CRC circuits.
- 1 27. The method of claim 26, wherein:
- 2 providing a subset of CRC circuits, said subset of CRC circuits comprising the
- 3 last (W-L) CRC circuits of said multiplicity of CRC circuits and having seed inputs